Part Number Hot Search : 
OSB5SA BSH299 5N06E BSS192 A7500 MV8303 224MS8E AD364RJ
Product Description
Full Text Search
 

To Download MAX5391MATE Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 19-5035; Rev 0; 10/09
TION KIT EVALUA BLE ILA AVA
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers
Features
S Dual 256-Tap Linear Taper Positions S Single +1.7V to +5.5V Supply Operation S Low 12A Quiescent Supply Current S 10kI, 50kI, and 100kI End-to-End Resistance
General Description
The MAX5391/MAX5393 dual 256-tap, volatile, lowvoltage linear taper digital potentiometers offer three end-to-end resistance values of 10kI, 50kI, and 100kI. Operating from a single +1.7V to +5.5V power supply, these devices provide a low 35ppm/NC end-to-end temperature coefficient. The devices feature an SPIK interface. The small package size, low supply voltage, low supply current, and automotive temperature range of the MAX5391/MAX5393 make the devices uniquely suitable for the portable consumer market, battery backup industrial applications, and the automotive market. The MAX5391/MAX5393 include two digital potentiometers in a voltage-divider configuration. The MAX5391/ MAX5393 are specified over the -40NC to +125NC automotive temperature range and are available in a 16-pin, 3mm x 3mm TQFN and a 14-pin TSSOP package, respectively.
MAX5391/MAX5393
Values
S SPI-Compatible Interface S Wiper Set to Midscale on Power-Up S -40NC to +125NC Operating Temperature Range
Ordering Information
PART MAX5391LATE+ MAX5391MATE+ MAX5391NATE+ MAX5393LAUD+ MAX5393MAUD+ MAX5393NAUD+ PIN-PACKAGE 16 TQFN-EP* 16 TQFN-EP* 16 TQFN-EP* 14 TSSOP 14 TSSOP 14 TSSOP END-TO-END RESISTANCE (kI) 10 50 100 10 50 100
Applications
Low-Voltage Battery Applications Portable Electronics Mechanical Potentiometer Replacement Offset and Gain Control Adjustable Voltage References/Linear Regulators Automotive Electronics
Note: All devices are specified in the -40NC to +125NC temperature range. +Denotes a lead(Pb)-free/RoHS-compliant package *EP = Exposed pad.
Functional Diagram
VDD CHARGE PUMP CS SCLK DIN BYP HA WA LA
LATCH SPI POR LATCH
256 DECODER HB
MAX5391 MAX5393
256 DECODER
WB LB
GND
SPI is a trademark of Motorola, Inc.
_______________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers MAX5391/MAX5393
ABSOLUTE MAXIMUM RATINGS
VDD to GND ...........................................................-0.3V to +6V H_, W_, L_ to GND ......................................-0.3V to the lower of (VDD + 0.3V) or +6V All Other Pins to GND .............................................-0.3V to +6V Continuous Current into H_, W_, and L_ MAX5391L/MAX5393L................................................... Q5mA MAX5391M/MAX5393M................................................. Q2mA MAX5391N/MAX5393N ................................................. Q1mA Continuous Power Dissipation (TA = +70NC) 14-Pin TSSOP (derate 10mW/NC above +70NC) ......796.8mW 16-Pin TQFN (derate 14.7mW/NC above +70NC) ...1176.5mW Operating Temperature Range ....................... -40NC to +125NC Junction Temperature ....................................................+150NC Storage Temperature Range............................ -65NC to +150NC Lead Temperature (soldering, 10s) ................................+300NC
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(VDD = +1.7V to +5.5V, VH_ = VDD, VL_ = GND, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VDD = +1.8V, TA = +25NC.) (Note 1) PARAMETER Resolution Integral Nonlinearity Differential Nonlinearity Dual-Code Matching Ratiometric Resistor Tempco Full-Scale Error SYMBOL N INL DNL (Note 2) (Note 2) Register A = Register B (DVW/VW)/DT, no load MAX5391L/MAX5393L Code = FFh MAX5391M/MAX5393M MAX5391N/MAX5393N MAX5391L/MAX5393L Zero-Scale Error DC PERFORMANCE (Variable Resistor Mode) Integral Nonlinearity Differential Nonlinearity Wiper Resistance Terminal Capacitance Wiper Capacitance End-to-End Resistor Tempco End-to-End Resistor Tolerance AC PERFORMANCE Crosstalk -3dB Bandwidth Total Harmonic Distortion Plus Noise Wiper Settling Time (Note 6) BW THD+N tS (Note 5) Code = 08H, 10pF load, VDD = 1.8V MAX5391L/MAX5393L MAX5391M/MAX5393M MAX5391N/MAX5393N -90 600 100 50 0.02 400 1200 2200 ns % kHz dB R-INL R-DNL RWL CH_, CL_ CW_ TCR DRHL (Note 3) (Note 3) (Note 4) Measured to GND Measured to GND No load Wiper not connected -25 10 50 35 +25 -1.0 -0.5 +1.5 +0.5 200 LSB LSB I pF pF ppm/NC % Code = 00h MAX5391M/MAX5393M MAX5391N/MAX5393N -3 -1 -0.5 CONDITIONS MIN 256 -0.5 -0.5 -0.5 5 -2.2 -0.6 -0.3 2.2 0.6 0.3 3 1 0.5 LSB LSB +0.5 +0.5 +0.5 TYP MAX UNITS Tap LSB LSB LSB ppm/NC
DC PERFORMANCE (Voltage-Divider Mode)
DC PERFORMANCE (Resistor Characteristics)
Measured at W, VH_ = 1VRMS at 1kHz MAX5391L/MAX5393L MAX5391M/MAX5393M MAX5391N/MAX5393N
2
______________________________________________________________________________________
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers
ELECTRICAL CHARACTERISTICS (continued)
(VDD = +1.7V to +5.5V, VH_ = VDD, VL_ = GND, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VDD = +1.8V, TA = +25NC.) (Note 1) PARAMETER Charge-Pump Feedthrough at W_ POWER SUPPLIES Supply Voltage Range Standby Current DIGITAL INPUTS Minimum Input High Voltage Maximum Input Low Voltage Input Leakage Current Input Capacitance TIMING CHARACTERISTICS--SPI (Note 7) SCLK Frequency SCLK Clock Period SCLK Pulse-Width High SCLK Pulse-Width Low CS Fall to SCK Rise Setup Time SCLK Rise to CS Rise Hold Time DIN Setup Time DIN Hold Time SCLK Rise to CS Fall Delay SCLK Rise to SCLK Rise Hold Time CS Pulse-Width High fMAX tCP tCH tCL tCSS tCSH tDS tDH tCS0 tCS1 tCSW 100 40 40 40 0 40 0 10 40 100 10 MHz ns ns ns ns ns ns ns ns ns ns VIH VIL VDD = 2.6V to 5.5V VDD = 1.7V to 2.6V VDD = 2.6V to 5.5V VDD = 1.7V to 2.6V -1 5 70 75 30 25 +1 % x VDD % x VDD FA pF VDD VDD = 5.5V VDD = 1.7V 1.7 27 12 5.5 V FA SYMBOL VRW CONDITIONS fCLK = 600kHz, COUT = 0nF MIN TYP 200 MAX UNITS nVP-P
MAX5391/MAX5393
Note 1: All devices are 100% production tested at TA = +25NC. Specifications over temperature limits are guaranteed by design and characterization. Note 2: DNL and INL are measured with the potentiometer configured as a voltage-divider (Figure 1) with H_ = VDD and L_ = GND. The wiper terminal is unloaded and measured with a high-input-impedance voltmeter. Note 3: R-DNL and R-INL are measured with the potentiometer configured as a variable resistor (Figure 1). DNL and INL are measured with the potentiometer configured as a variable resistor. H_ is unconnected and L_ = GND. For VDD = +5V, the wiper terminal is driven with a source current of 400FA for the 10kI configuration, 80FA for the 50kI configuration, and 40FA for the 100kI configuration. For VDD = +1.7V, the wiper terminal is driven with a source current of 150FA for the 10kI configuration, 30FA for the 50kI configuration, and 15FA for the 100kI configuration. Note 4: The wiper resistance is the value measured by injecting the currents given in Note 3 into W_ with L_ = GND. RW_ = (VW_ - VH_)/IW_. Note 5: Drive HA with a 1kHz GND to VDD amplitude tone. LA = LB = GND. No load. WB is at midscale with a 10pF load. Measure WB. Note 6: The wiper-settling time is the worst-case 0 to 50% rise time, measured between tap 0 and tap 127. H_ = VDD, L_ = GND, and the wiper terminal is loaded with 10pF capacitance to ground. Note 7: Digital timing is guaranteed by design and characterization, not production tested.
_______________________________________________________________________________________
3
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers MAX5391/MAX5393
H N.C.
W
W
L
L
Figure 1. Voltage-Divider and Variable Resistor Configurations
Typical Operating Characteristics
(VDD = 1.8V, TA = +25NC, unless otherwise noted.)
SUPPLY CURRENT vs. TEMPERATURE
MAX5391 toc01
SUPPLY CURRENT vs. DIGITAL INPUT VOLTAGE
MAX5391 toc02
SUPPLY CURRENT vs. SUPPLY VOLTAGE
30
MAX5391 toc03
30 25 SUPPLY CURRENT (A) 20 15 10 5 0
VDD = 5V
10,000 VDD = 5V SUPPLY CURRENT (A) 1000
25
IDD (A) VDD = 2.6V
VDD = 2.6V
100
20
VDD = 1.8V
10 VDD = 1.8V 1
15
-40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (C)
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 DIGITAL INPUT VOLTAGE (V)
10 1.7 2.2 2.7 3.2 3.7 4.2 4.7 5.2 VDD (V)
RESISTANCE (W_-TO-L_) vs. TAP POSITION (10kI)
MAX5391 toc04
RESISTANCE (W_-TO-L_) vs. TAP POSITION (50kI)
MAX5391 toc05
RESISTANCE (W_-TO-L_) vs. TAP POSITION (100kI)
90
W-TO-L RESISTANCE (kI)
MAX5391 toc06
10 9 W-TO-L RESISTANCE (kI) 8 7 6 5 4 3 2 1 0 0 51 102 153 204
50 45 W-TO-L RESISTANCE (kI) 40 35 30 25 20 15 10 5 0
100 80 70 60 50 40 30 20 10 0
255
0
51
102
153
204
255
0
51
102
153
204
255
TAP POSITION
TAP POSITION
TAP POSITION
4
______________________________________________________________________________________
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers
Typical Operating Characteristics (continued)
(VDD = 1.8V, TA = +25NC, unless otherwise noted.)
MAX5391/MAX5393
WIPER RESISTANCE vs. WIPER VOLTAGE
MAX5391 toc07
END-TO-END RESISTANCE PERCENTAGE CHANGE vs. TEMPERATURE
MAX5391 toc08
VARIABLE RESISTOR DNL vs. TAP POSITION (10kI)
0.08 0.06 0.04 DNL (LSB) 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.10 IWIPER = 150A 0 51 102 153 204 255
MAX5391 toc09
0.05 END-TO-END RESISTANCE % CHANGE 0.04 0.03 0.02 0.01 0 -0.01 -0.02 -0.03 50kI 10kI 100kI
0.10
140 WIPER RESISTANCE (I)
120
100 VDD = 5V 80 VDD = 1.8V VDD = 2.6V 60 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
-40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (C)
WIPER VOLTAGE (V)
TAP POSITION
VARIABLE RESISTOR DNL vs. TAP POSITION (50kI)
MAX5391 toc10
VARIABLE RESISTOR DNL vs. TAP POSITION (100kI)
MAX5391 toc11
VARIABLE RESISTOR INL vs. TAP POSITION (10kI)
0.8 0.6 0.4 INL (LSB) 0.2 0 -0.2 -0.4 -0.6 -0.8 -1.0
MAX5391 toc12
0.10 0.08 0.06 0.04
DNL (LSB)
0.10 0.08 0.06 0.04 DNL (LSB) 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.10
1.0
0.02 0 -0.02 -0.04 -0.06 -0.08 -0.10 0 51 102 153 204 255 TAP POSITION IWIPER = 30A
IWIPER = 15A 0 51 102 153 204 255
IWIPER = 150A 0 51 102 153 204 255
TAP POSITION
TAP POSITION
VARIABLE RESISTOR INL vs. TAP POSITION (50kI)
MAX5391 toc13
VARIABLE RESISTOR INL vs. TAP POSITION (100kI)
MAX5391 toc14
VOLTAGE-DIVIDER DNL vs. TAP POSITION (10kI)
0.08 0.06 0.04 DNL (LSB) 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.10
MAX5391 toc15
0.5 0.4 0.3 0.2 INL (LSB) 0 -0.1 -0.2 -0.3 -0.4 -0.5 0 51 102 153 204 IWIPER = 30A 0.1
0.5 0.4 0.3 0.2 INL (LSB) 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 IWIPER = 15A 0 51 102 153 204
0.10
255
255
0
51
102
153
204
255
TAP POSITION
TAP POSITION
TAP POSITION
_______________________________________________________________________________________
5
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers MAX5391/MAX5393
Typical Operating Characteristics (continued)
(VDD = 1.8V, TA = +25NC, unless otherwise noted.)
VOLTAGE-DIVIDER DNL vs. TAP POSITION (50kI)
MAX5391 toc16
VOLTAGE-DIVIDER DNL vs. TAP POSITION (100kI)
MAX5391 toc17
VOLTAGE-DIVIDER INL vs. TAP POSITION (10kI)
0.4 0.3 0.2 INL (LSB) 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5
MAX5391 toc18
0.10 0.08 0.06 0.04 DNL (LSB) 0 -0.02 -0.04 -0.06 -0.08 -0.10 0 51 102 153 204 0.02
0.10 0.08 0.06 0.04 DNL (LSB) 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.10
0.5
255
0
51
102
153
204
255
0
51
102
153
204
255
TAP POSITION
TAP POSITION
TAP POSITION
VOLTAGE-DIVIDER INL vs. TAP POSITION (50kI)
MAX5391 toc19
VOLTAGE-DIVIDER INL vs. TAP POSITION (100kI)
0.4 0.3 0.2 INL (LSB) 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5
MAX5391 toc20
TAP-TO-TAP SWITCHING TRANSIENT (CODE 127 TO CODE 128) (10kI)
MAX5391 toc21
0.5 0.4 0.3 0.2 INL (LSB) 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 0 51 102 153 204
0.5
VW_-L_ 20mV/div
CS 5V/div
255
0
51
102
153
204
255
400ns/div
TAP POSITION
TAP POSITION
TAP-TO-TAP SWITCHING TRANSIENT (CODE 127 TO CODE 128) (50kI)
MAX5391 toc22
TAP-TO-TAP SWITCHING TRANSIENT (CODE 127 TO CODE 128) (100kI)
MAX5391M P0WER-ON TRANSIENT
MAX5391 toc24
MAX5391 toc23
VW_-L_ 20mV/div
VW_-L_ 20mV/div
VW_-L_ 1V/div
CS 5V/div
CS 5V/div
VDD 5V/div 2s/div
1s/div
1s/div
6
______________________________________________________________________________________
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers
Typical Operating Characteristics (continued)
(VDD = 1.8V, TA = +25NC, unless otherwise noted.)
MAX5391/MAX5393
MIDSCALE FREQUENCY RESPONSE (10kI)
MAX5391 toc25
MIDSCALE FREQUENCY RESPONSE (50kI)
MAX5391 toc26
MIDSCALE FREQUENCY RESPONSE (100kI)
MAX5391 toc27
10 VDD = 5V 0 GAIN (dB)
10
10
0 GAIN (dB)
VDD = 5V
0 GAIN (dB)
VDD = 5V
-10 VDD = 1.8V -20 VIN = 1VP-P -30 0.01 1 100 10k FREQUENCY (kHz)
-10
VDD = 1.8V
-10 VDD = 1.8V -20
-20 VIN = 1VP-P -30 0.01 1 100 10k FREQUENCY (kHz)
VIN = 1VP-P -30 0.01 1 100 10k FREQUENCY (kHz)
CROSSTALK vs. FREQUENCY
MAX5391 toc28
TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY
0.18 0.16 0.14 THD+N (%) 0.12 0.10 0.08 0.06 0.04 0.02 0 50kI 100kI 10kI
MAX5391 toc29
0 -20 CROSSTALK (dB) -40 -60 -80 -100 -120 10kI -140 0.01 0.1 1 10 100 100kI 50kI
0.20
1000
0.01
0.1
1 FREQUENCY (kHz)
10
100
FREQUENCY (kHz)
BYP RAMP vs. CBYP
MAX5391 toc30
CHARGE-PUMP FEEDTHROUGH AT W_ vs. CBYP
600 VOLTAGE (nVRMS) 500 400 300 200 100 0
MAX5391 toc31
120 100 RAMP TIME (ms) 80 60 40 20 0 0 0.02 0.04 0.05 0.08
700
0.10
0
200
400 CAPACITANCE (pF)
600
800
CAPACITANCE (F)
_______________________________________________________________________________________
7
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers MAX5391/MAX5393
Pin Configurations
TOP VIEW
N.C. VDD SCLK DIN
TOP VIEW
GND 1 LB 2 HB 3 WB 4 I.C. 5 BYP 6 CS 7
12
11
10
9
+
N.C. 13 HA 14 WA 15 LA 16
8 7
CS BYP N.C. GND
14 LA 13 HA 12 WA
MAX5391
*EP
6 5
MAX5393
11 VDD 10 N.C. 9 SCLK 8 DIN
+
*EP = EXPOSED PAD
1 HB
2 WB
3 LB
4 I.C.
Pin Description
PIN MAX5391 (TQFN-EP) 1 2 3 4 5 6, 11, 13 7 8 9 10 12 14 15 16 -- MAX5393 (TSSOP) 3 4 2 5 1 10 6 7 8 9 11 13 12 14 -- NAME FUNCTION Resistor B High Terminal. The voltage at HB can be higher or lower than the voltage at LB. Current can flow into or out of HB. Resistor B Wiper Terminal Resistor B Low Terminal. The voltage at LB can be higher or lower than the voltage at HB. Current can flow into or out of LB. Internally Connected. Connect to GND. Ground No Connection. Not internally connected. Internal Power-Supply Bypass. For additional charge-pump filtering, bypass to GND with a capacitor close to the device. Active-Low Chip-Select Input Serial-Interface Data Input Serial-Interface Clock Input Power-Supply Input. Bypass VDD to GND with a 0.1FF capacitor close to the device. Resistor A High Terminal. The voltage at HA can be higher or lower than the voltage at LA. Current can flow into or out of HA. Resistor A Wiper Terminal Resistor A Low Terminal. The voltage at LA can be higher or lower than the voltage at HA. Current can flow into or out of LA. Exposed Pad (MAX5391 Only). Connect to GND.
HB WB LB I.C. GND N.C. BYP CS DIN SCLK VDD HA WA LA EP
8
______________________________________________________________________________________
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers
Detailed Description
The MAX5391/MAX5393 dual 256-tap, volatile, low-voltage linear taper digital potentiometers offer three end-toend resistance values of 10kI, 50kI, and 100kI. Each potentiometer consists of 255 fixed resistors in series between terminals H_ and L_. The potentiometer wiper, W_, is programmable to access any one of the 256 tap points on the resistor string. The potentiometers in each device are programmable independently of each other. The MAX5391/MAX5393 feature an SPI interface. CBYP does affect the startup time of the charge pump; however, CBYP does not impact the ability to communicate with the device, nor is there a minimum CBYP requirement. The maximum wiper impedance specification is not guaranteed until the charge pump is fully settled. See the BYP Ramp vs. CBYP graph in the Typical Operating Characteristics for CBYP impact on chargepump settling time. The MAX5391/MAX5393 include a SPI interface that provides a 3-wire write-only serial-data interface to control the wiper tap position through inputs chip select (CS), data in (DIN), and data clock (SCLK). Drive CS low to load data from DIN synchronously into the serial shift register on the rising edge of each SCLK pulse. The MAX5391/MAX5393 load the last 10 bits of clocked data into the appropriate potentiometer control register once CS transitions high. See Figures 2 and 3. Data written to a memory register immediately updates the wiper position. Keep CS low during the entire data stream to prevent the data from being terminated. The first two bits A1:A0 (address bits) address one of the two potentiometers. See Table 1. The power-on reset (POR) circuitry sets the wiper to midscale.
MAX5391/MAX5393
SPI Digital Interface
Charge Pump
The MAX5391/MAX5393 contain an internal charge pump that guarantees the maximum wiper resistance, RWL, to be less then 200I for supply voltages down to 1.7V. Pins H_, W_, and L_ are still required to be less than VDD + 0.3V. A bypass input, BYP, is provided to allow additional filtering of the charge-pump output, further reducing clock feed through that may occur on H_, W_, or L_. The nominal clock rate of the charge pump is 600kHz. BYP should remain resistively unloaded as any additional load would produce a ripple of approximately IBYP/(600kHz x CBYP) volts. See the ChargePump Feedthrough at W_ vs. CBYP graph in the Typical Operating Characteristics for CBYP sizing guidelines with respect to clock feedthrough to the wiper. The value of
Table 1. SPI Register Map
Bit Number Bit Name Write Wiper Register A Write Wiper Register B Write to Both A and B
COMMAND STARTED 10-BIT CS
1 A1 0 0 1
2 A0 0 1 1
3 D7 D7 D7 D7
4 D6 D6 D6 D6
5 D5 D5 D5 D5
6 D4 D4 D4 D4
7 D3 D3 D3 D3
8 D2 D2 D2 D2
9 D1 D1 D1 D1
10 D0 D0 D0 D0
WIPER REGISTER LOADED
SCLK
DIN
A0
A1
D7
D6
D5
D4
D3
D2
D1
D0
Figure 2. SPI Digital Interface Format _______________________________________________________________________________________ 9
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers MAX5391/MAX5393
tCSW CS tCS1 tCSO tCSS tDH SCLK tDS tCH tCL tCP tCSH
DIN
Figure 3. SPI Timing Diagram
REG A: The data byte writes to register A, and the wiper of potentiometer A moves to the appropriate position at the rising edge of CS. D[7:0] indicates the position of the wiper. D[7:0] = 00h moves the wiper to the position closest to LA. D[7:0] = FFh moves the wiper closest to HA. D[7:0] is 80h following power-on. REG B: The data byte writes to register B, and the wiper of potentiometer B moves to the appropriate position at the rising edge of CS. D[7:0] indicates the position of the wiper. D[7:0] = 00h moves the wiper to the position closest to LB. D[7:0] = FFh moves the wiper to the position closest to HB. D[7:0] is 80h following power-on. REG A and B: The data byte writes to registers A and B, and the wipers of potentiometers A and B move to the appropriate position. D[7:0] indicates the position of the wiper. D[7:0] = 00h moves the wiper to the position closest to L_. D[7:0] = FFh moves the wiper to the position closest to H_. D[7:0] is 80h following power-on.
Applications Information
Figure 4 shows a potentiometer adjusting the gain of a noninverting amplifier. Figure 5 shows a potentiometer adjusting the gain of an inverting amplifier.
Variable Gain Amplifier
Figure 6 shows an adjustable dual linear regulator using a dual potentiometer as two variable resistors. Figure 7 shows an adjustable voltage reference circuit using a potentiometer as a voltage divider.
Adjustable Dual Regulator
Adjustable Voltage Reference
10
_____________________________________________________________________________________
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers MAX5391/MAX5393
VIN VOUT VIN W_ L_ H_ VOUT H_ W_ L_
Figure 4. Variable-Gain Noninverting Amplifier
Figure 5. Variable-Gain Inverting Amplifier
OUT1 OUT2
VOUT1 VOUT2
+2.5V IN OUT VREF H_ W_
MAX8866
V+ IN W_ SET1 SET2
H_
H_
W_ L_ L_
MAX6037
GND
L_
Figure 6. Adjustable Dual Linear Regulator
Figure 7. Adjustable Voltage Reference
______________________________________________________________________________________
11
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers MAX5391/MAX5393
Figure 8 shows a variable-gain current-to-voltage converter using a potentiometer as a variable resistor. Figure 9 shows a positive LCD bias control circuit using a potentiometer as a voltage-divider.
Variable-Gain Current-to-Voltage Converter
Figure 11 shows an offset voltage adjustment circuit using a dual potentiometer.
Offset Voltage Adjustment Circuit
LCD Bias Control
PROCESS: BiCMOS
Process Information
Figure 10 shows a programmable filter using a dual potentiometer.
R3
Programmable Filter
+1.8V
H_ W_
IS
H_
R1 R2
W_
VOUT
L_
VOUT
L_
VOUT = IS x ((R3 x (1 + R2/R1)) + R2)
Figure 8. Variable Gain I-to-V Converter
Figure 9. Positive LCD Bias Control Using a Voltage-Divider
+1.8V
WB
VIN
WA
LB
HA
VOUT
LA
HB R3
VIN
VOUT
R1 HA R2 LA
HB
WA
WB LB
Figure 10. Programmable Filter
Figure 11. Offset Voltage Adjustment Circuit
12
_____________________________________________________________________________________
Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers
Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
PACKAGE TYPE 14 TSSOP 16 TQFN-EP PACKAGE CODE U14+1 T1633+5 DOCUMENT NO. 21-0066 21-0136
MAX5391/MAX5393
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
(c)
13
2009 Maxim Integrated Products
Maxim is a registered trademark of Maxim Integrated Products, Inc.


▲Up To Search▲   

 
Price & Availability of MAX5391MATE

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X